

# Design and Analysis of Low power Analog to Digital Converter using CMOS Technology

Chaitali D.Gulhane<sup>1</sup>, Prof. P.R. Gumble<sup>2</sup>

P.G. Student, Electronics and Telecommunication Department, Sipna College of Engineering and Technology,  
Amravati, India<sup>1</sup>

Associate Professor, Electronics and Telecommunication Department, Sipna College of Engineering and Technology,  
Amravati, India<sup>2</sup>

**Abstract:** This Paper introduces conventional resistor less analog to digital converter circuit using Microwind 3.1 VLSI Backend Software For any type of applications such as in signal processing we require digital signals for processing so to convert analog signals into digital “Analog to digital converter” is used. Nowadays for reducing chip size area designers searching analog to digital converter architectures using CMOS techniques. The performance of any digital system is depends on the performance parameter of analog to digital converter. The results came from the proposed module shows the circuit made in 32nm technology consumed less power which is 2.659mW.

**Keywords:** Analog to digital converter, low power, resistorless, switched inverter scheme (SIS) Comparator.

## I. INTRODUCTION

Analog-to-digital converters (ADCs) are main design blocks in modern digital communication systems. The A/D conversion is a quantizing process whereby an analog signal is converted into equivalent binary word. The performance parameters of ADC are resolution, quantization error, conversion time. There are various types of ADCs using various techniques which are single ramp ADC, ADC using DAC, Flash ADC.

The proposed work is concentrated on the parameters like power consumption, chip area and efficiency. Analysis is done with A to D converter using SIS, clocked SIS, SIS comparator with sleep transistor types.

## II. LITERATURE REVIEW

Flash ADC Comparators and Techniques for Their Evaluation” proposed Flash ADC comparators and technique. In this paper they designed three flavors of a periodic comparator to minimize its phase-dependent nonlinearities. One flavor used a differential “quasi-one-junction” SQUID (DQOS) quantizer with a low-inductance clocking scheme. The second flavor used a differential SQUID wheel quantizer, and the third flavor used a symmetric differential SQUID wheel quantizer with time interleaved clocks. They also described a different common mode biasing scheme that gates the quantized signal to apply full signal during the clock aperture, and an attenuated signal outside the clock aperture. They also developed a new performance analysis scheme based on sweeping the dc offset of a single periodic comparator during beat frequency test while following the position of its threshold, which yield both signal reconstruction and duty cycle of the comparator. Using this, they discovered the dependence of the sensitivity of the comparator duty cycle to its dc bias and the slew rate of the signal.[1]

“4-Bit Flash Analog to Digital Converter Design using CMOS-LTE Comparator” proposed 4-bit, 1.8V Flash Analog to Digital Converter (ADC) design using CMOS-LTE (CMOS Linear Tunable Transconductance Element) Comparator with 500nm technology. In their work they used reference voltages were generated by systematically sizing the transistors of the comparators, thus completely eliminating the resistive ladder network required for the architecture. They designed and simulated TIQ Comparator Flash ADC and CMOS-LTE Comparator Flash ADC with 500 nm technology.[2]


“New Flash ADC Scheme With Maximal 13 Bit Variable Resolution and Reduced Clipped Noise for High-Performance Imaging Sensor” proposed flash ADC with 13 bit variable resolution. In their work they presented a high-performance complementary metal-oxide-semiconductor (CMOS) imager with a new analog-to-digital-converter (ADC) scheme. The new ADC scheme, adopting the visual perception of human eyes, has realized a maximal 13 bit variable resolution and reduced clipped noise for imaging. This ADC architecture used an adjustable reference at both the top and bottom of the series of nonuniform resistors to reduce the clipped noise and to provide a wide dynamic range to image sensors. The sensors with the newly developed ADC scheme are fabricated by the 0.18- $\mu\text{m}$  CMOS process. The test results show improved image quality compared to typical CMOS products with a linear ADC. Test results also showed 79-dB signal-to-noise ratio (at gain = 0 dB) with a power consumption of 90 mW at 54 MHz. [3]

“55- mw 300-MHz Analog – Digital Converters using Digital VLSI technology” proposed Analog to Digital Converter using Digital VLSI technology . In their work they presented two versions of ADC that is selected transistors in comparator were designed with channel length of 1.6 micron in one version and 1.2 micron in another. In their final work they shows the statistical difference in DNL between these two versions of ADC designs at 3 sampling frequencies from 30 chips (1920comparators). The additional 0.4 micron channel length slightly improves the differential non-linearity at lower sampling frequency, and the improvement is more pronounce at higher frequencies. The probability that the DNL is less than 0.5 is 90 %.[4]

“Design of Analog to Digital Converter Using CMOS Logic” proposed Analog to Digital Converter Using CMOS technology .In their work they designed a 3-bit flash ADC using Threshold Inverter Quantization technique with 130nm CMOS technology for high speed and low voltage applications. Threshold Inverter Quantization (TIQ) is a unique way to generate a comparator for a high speed CMOS flash ADC. They improved the fat tree encoder that is highly suitable for the ultrahigh speed flash ADCs. The fat tree encoder was an effective solution for the bottleneck problem in ultra-high speed ADCs. The proposed A/D converter was suitable for System on Chip (SoC) applications in wireless products and other ultra-high speed applications.[5]

### III. PROPOSED WORK

The circuit diagram of Analog to digital converter is



**Figure: Circuit of Analog to digital converter**

We used three types of comparators .These are

- 1) Switched Inverter Scheme (SIS) Comparator.
- 2) Clocked SIS comparator
- 3) SIS comparator with sleep transistor.

To achieve the proposed target following steps are included in the design and analysis of resistorless analog to digital converter.

- 1) Design different types of comparators using CMOS circuits.
- 2) Comparison of all the comparators and their performance measurement.
- 3) Design of gain booster and code converter using CMOS transistors.
- 4) Design of ROM encoder using CMOS transistor.
- 5) Design of ADC using comparator ,gain booster and ROM encoder.
- 6) Performance analysis and Comparison

### IV. DESIGN METHODOLOGY

- 1) Switched Inverter Scheme (SIS) Comparator :

When focusing on overall power for an ADC, the power dissipation of the comparator is important contributor. In case of n bit flash converters the number of comparator equals  $2n-1$ .The switched inverter scheme (SIS) also called Threshold inverter quantization (TIQ) comparator has very simple architecture. It is quite different than the conventional operational amplifier based differential input voltage (DIV) comparator. The key difference between the DIV comparator and the (SIS) comparator scheme lies in the way the reference voltage is generated for each level. In DIV comparator conventional method of using resistor ladder is utilized for externally generating the reference voltage. Whereas in the SIS comparator scheme all  $2n-1$  reference voltage for a n bit ADC are set internally by adjusting the threshold voltage of each voltage comparator separately by sizing the transistor properly. All DIV comparators are identical and duplicated for  $2n-1$  times but each SIS comparator is altogether different from others and obtained by varying the  $\beta$  ratio of the inverters.The SIS comparator design consists of two pairs of inverters connected back to back. Each of the inverter is sized separately to get a unique switching voltage.The cascaded inverters then work as voltage comparator. The full scale voltage range (VFSR) is equally divided by  $2n-1$  SIS comparators.





Figure: SIS comparator


VLSI Design of SIS comparator:



Design specification of SIS comparator:

CMOS Technology	32nm
Chip area	Width: 1.5 $\mu\text{m}$ Height: 1.0 $\mu\text{m}$ Surf: 1.4 $\mu\text{m}^2$
2 NMOS	N1: 0.220 $\times$ 0.060 $\mu\text{m}$ N2: 0.200 $\times$ 0.040 $\mu\text{m}$
2 PMOS	P1: 0.200 $\times$ 0.060 $\mu\text{m}$ P2: 0.200 $\times$ 0.040 $\mu\text{m}$
Vdd	0.35 V
Vdd High	1.20 V

Output Waveform of SIS Comparator:



2) Clocked SIS comparator

Another type of the comparator is clocked SIS comparator (CSIS) uses two cascaded inverters as SIS and two set of PMOS and NMOS connected in parallel. Each pair connected to pull up and pull down networks of the SIS inverter. The pair of PMOS and NMOS is driven by a clock pulse the NMOS is connected to clock whereas PMOS to clockbar. The two pairs are sized to minimum length and width in nm technology to get reduction in static power dissipation of the overall voltage comparator. The saving in power dissipation with the modification is approximately 60.37% to that of the SIS comparator.





Figure: Clocked SIS comparator

VLSI design of clocked SIS comparator



Design specification of Clocked SIS Comparator:

CMOS Technology	32nm
Chip area	Width: 2.5 μm Height: 3.3 μm Surf: 8.2 μm <sup>2</sup>
5 NMOS	N1: 0.260×0.060 μm

	N2: 0.280×0.040 μm N3: 0.280×0.040 μm N4: 0.200×0.040 μm N5: 0.200×0.040 μm
5 PMOS	P1: 0.260×0.06 μm P2: 0.300×0.040 μm P3: 0.300×0.040 μm P4: 0.200×0.040 μm P5: 0.200×0.040 μm
Vdd	0.35 V
Vdd High	1.20 V

**Output waveform of Clocked SIS Comparator:**



**3) SIS comparator with sleep transistor**

The comparison circuit of SIS comparator is modified by addition of high threshold PMOS and NMOS near the supply rails. The addition of header & footer reduces the static power dissipation to a great extent due to increased resistance of the high threshold PMOS and NMOS transistors. During the period of no activity the section not in use remains completely off. Whereas, the components are invoked again when any activity is detected. A Local sleep transistor network is used here as opposed to global level network, because every comparator is differently sized and hence the current through each comparator section is also different.






Figure: SIS with Sleep Transistor

VLSI Design of SIS with sleep transistor:



Output waveform of SIS with Sleep transistor:



Design specification of SIS with sleep transistor

CMOS Technology	32nm
Chip Area	Width: 2.5 $\mu\text{m}$ Height: 3 $\mu\text{m}$ Surf: 7.9 $\mu\text{m}^2$
4 NMOS	N1: 0.260 $\times$ 0.060 $\mu\text{m}$ N2: 0.280 $\times$ 0.040 $\mu\text{m}$ N3: 0.200 $\times$ 0.040 $\mu\text{m}$ N4: 0.200 $\times$ 0.040 $\mu\text{m}$
4 PMOS	P1: 0.260 $\times$ 0.060 $\mu\text{m}$ P2: 0.300 $\times$ 0.040 $\mu\text{m}$ P3: 0.200 $\times$ 0.040 $\mu\text{m}$ P4: 0.200 $\times$ 0.040 $\mu\text{m}$
Vdd	0.35 V
Vdd High	1.20 V

**ROM encoder Circuit:**

The encoder converts the thermometer code to binary code in two steps . In the first step the thermometer code is converted into one out of n code by using the truth table as shown in Table 1. The one out of n codes is then converted to binary code d2, d1, d0 by Read only memory (ROM) encoder, as shown in Fig. The ROM encoder is a common and straight forward approach to encode the one out of n code to binary bit. The appropriate row m in the ROM is selected by using a row decoder that has the output of comparator m and the inverse of comparator m + 1 as inputs. The output m of the row decoder, connected to memory row m, is high if the output of comparator m is high and the output of comparator m + 1 is low. The rowdecoder can be realized by, a number of 2-input NAND gates, where one input to each NAND gate is inverted. The main advantage of the ROM decoder approach is its regular structure that is easy to design .





Figure: ROM Encoder

**VLSI Design of ROM Encoder:**




**Design specification of ROM Encoder:**


CMOS technology	32nm
Chiparea	Width :-16.0 $\mu\text{m}$ Height:-9.5 $\mu\text{m}$ Surf :-152.6 $\mu\text{m}^2$
8 NMOS	N1:- 0.560x0.220 $\mu\text{m}$

	N2:-1.120×0.220 μm N3:-1.920×0.220 μm N4:-0.680×0.260 μm N5:-1.100×0.240 μm N6:-0.600×0.200 μm N7:-0.600×0.200 μm N8:-0.560×0.220 μm
3 PMOS	P1:0.720×0.260 μm P2: 0.680×0.260 μm P3: 0.740×0.280 μm
Vdd	0.35 V
Vdd high	1.20 V

**Output Waveform of ROM Encoder:**



**Analog to digital Converter with sleep transistor:**



**Design specification of ADC with sleep SIS transistor:-**


CMOS technology	32nm
Chiparea	Width: 27.3 μm Height: 25.6 μm Surf: 700.5 μm <sup>2</sup>



31PMOS	<p>P1: 0.720×0.260 μm  P2: 0.680×0.260 μm  P3: 0.740×0.280 μm  P4: 0.260×0.060 μm  P5: 0.260×0.060 μm  P6: 0.300×0.060 μm  P7: 0.260×0.060 μm  P8: 0.260×0.060 μm  P9: 0.260×0.080 μm  P10: 0.260×0.060 μm  P11: 0.300×0.040 μm  P12: 0.200×0.040 μm  P13: 0.300×0.040 μm  P14: 0.320×0.040 μm  P15: 0.300×0.040 μm  P16: 0.300×0.040 μm  P17: 0.200×0.040 μm  P18: 0.300×0.040 μm  P19: 0.0200×0.100μm  P20: 0.300×0.040 μm  P21: 0.200×0.040 μm  P22: 0.200×0.040 μm  P23: 0.300×0.040 μm  P24: 0.200×0.080 μm  P25: 0.200×0.040 μm  P26: 0.200×0.040 μm  P27: 0.200×0.040 μm  P28: 0.200×0.040 μm  P29: 0.200×0.040 μm  P30: 0.200×0.040 μm  P31: 0.200×0.040 μm</p>
36NMOS	<p>N1: 1.120×0.220 μm  N2: 1.920×0.220 μm  N3: 0.680×0.260 μm  N4: 1.100×0.240 μm  N5: 0.600× 0.200 μm  N6: 0.600×0.200 μm  N7: 0.560×0.220 μm  N8: 0.560×0.220 μm  N9: 0.260×0.060 μm  N10: 0.260×0.060 μm  N11: 0.280×0.040 μm  N12: 0.340×0.06 μm  N13: 0.280×0.040 μm  N14: 0.260×0.060 μm  N15: 0.260×0.060 μm  N16: 0.280×0.040 μm  N17: 0.260×0.080 μm  N18: 0.280×0.040 μm  N19: 0.280×0.040 μm  N20: 0.260×0.060μm  N21: 0.280×0.040 μm  N22: 0.280×0.040 μm  N23: 0.200×0.040 μm  N24: 0.200×0.040μm  N25: 0.200×0.040μm  N26: 0.200×0.100 μm  N27: 0.200×0.100 μm  N28: 0.200×0.040 μm</p>

	N29: 0.200×0.080µm N30:0.200×0.040 µm N31:0.200×0.040 µm N32:0.200×0.040 µm N33:0.200×0.040 µm N34:0.200×0.040 µm N35:0.200×0.040 µm N36: 0.200×0.040µm
Vdd	0.35V
Vdd high	1.20V

**Output waveform of ADC with sleep SIS transistor:**



**V. CONCLUSION**

This paper resulted a resistorless analog to digital converter with different comparators using CMOS transistors only which are made by using 32nm CMOS technology. The purpose of this work is to design a low-power resistor less ADC with a supply voltage of 1.2 V. The above result showed that the power consumption is very low which is 2.659 mW.

**REFERENCES**

- [1] AmolInamdar, AnubhavSahu, JieRen, AniruddhaDayalu, and Deepnarayan Gupta, (2013) “Flash ADC Comparators and Techniques for their Evaluation”, IEEE Transactions on Applied Superconductivity, Vol.23, no.3, ISSN No.1051-8223, pp.1-8.
- [2] Xiangliang Jin, Zhibi Liu, and Jun Yang, (2013) “New Flash ADC Scheme With Maximal 13 Bit Variable Resolution and Reduced Clipped Noise for High-Performance Imaging Sensor”, IEEE Sensors Journal, Vol. 13, no.1, pp. 167-171.
- [3] Young-Kyun Cho, Jae-Ho Jung, and Kwang Chun Lee, (2012) “A 9-bit 100-MS/s Flash-SAR ADC without Track-and-Hold Circuits”, International Symposium on Wireless Communication Systems (ISWCS), ISSN: 2154-0217, ISBN No. 978-1-4673-0761-1, pp.880-884.
- [4] JoyjitMukhopadhyay and SoumyaPandit, (2012) “Modeling and Design of a Nano Scale CMOS Inverter for Symmetric Switching Characteristics”, Hindawi Publishing Corporation VLSI Design, Vol.2012, pp.1-13.
- [5] MeghanaKulkarni, V. Sridhar, G.H. Kulkarni,(2010)“4-Bit Flash Analog to Digital Converter Design using CMOS-LTE Comparator”, IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) ISBN no. 978-1-4244-7456-1, pp.772-775.
- [6] Conor Donovan and Michael P. Flynn, “A Digital 6-bit ADC in 0.25-µm CMOS”, IEEE Journal of Solid-State Circuits, Vol. 37, No. 3, March 2002
- [7] P.Iyappan, P.Jamuna and S.Vijayasamundiswary, (2009) “Design of Analog to Digital Converter Using CMOS Logic”, IEEE International Conference on Advances in Recent Technologies in Communication and Computing, ISBN no. 978-0-7695-3845-7, pp. 74-76.
- [8] Yun-ShiangShu, (2012) “A 6b 3GS/s 11mW Fully Dynamic Flash ADC in 40nm CMOS with Reduced Number of Comparators”, IEEE Symposium on VLSI Circuits Design, ISBN: 978-1-4673-0848-9, pp. 26-2
- [9] Amir Zjajo Jose, Pineda de Gyvez (2011) “Low-Power High Resolution Analog to Digital Converters, Design Test and Calibration” ISBN 978-90-481-9724-8, First edition, Springer NewYork.
- [10] Ali Tangel and Kyusun Choi, “The CMOS Inverter as a Comparator in ADC Design”, Analog Integrated Circuits and Signal Processing, 39, 147-155, 2004.