

# Energy-Efficient Carry Skip Adder High-Speed skips logic at different levels

Rajesh Sahu<sup>1</sup>, Deepak Kumar<sup>2</sup>

M.Tech. Scholar, ECE, Vidhyapeeth Institute of Science & Technology, Bhopal, India<sup>1</sup>

H.O.D, ECE, Vidhyapeeth Institute of Science & Technology, Bhopal, India<sup>2</sup>

**Abstract:** A methodology for energy–delay optimisation of digital circuits is given. In this method is useful to minimize the delay of representative carry-look ahead adders underneath energy constraints. Impact of varied design choices, as well as the carry-look ahead tree arrangement and logic approach, are analyzed in the energy–delay area and verified through optimisation. The results of the optimisation is verified on a design of the fastest adder found, a 240-ps Ling sparse domino adder in one V, 90 nm CMOS. The optimality of the results is assessed against the impact of technology scaling. In this paper, we tend to inspire the conception of comparison very giant scale integration adders based on their energy-delay characteristics and present results of our estimation technique. This stems from a requirement to form appropriate selection at the beginning of the design methodology. The estimation is fast, not requiring extensive simulation or use of CAD tools, however sufficiently correct to provide guidance through numerous choices in the design method.

**Keywords:** Adders, digital arithmetic, digital circuits, Carry skip adder (CSKA), energy efficient, high performance, hybrid variable latency adders, voltage scaling.

## I. INTRODUCTION

In this paper, given the attractive choices of the CSKA structure, we've targeted on reducing its delay by modifying its realization supported the static CMOS logic. The concentration on the static CMOS originates from the necessity to have a reliably operative circuit under a wide range of give voltages in extremely scaled technologies. The projected modification can increase the speed significantly while maintaining the low area and power consumption options of the CSKA. Additionally, an adjustment of the structure, stand on the variable latency technique, which successively lowers the power consumption without considerably impacting the CSKA speed, is additionally presented.

Low-power, area-efficient, and high-performance VLSI systems are more and more used in movable and mobile devices, multi-standard wireless receivers, and medical specialty instrumentation [1]. AN adder is that the most component of an arithmetic unit. A complex digital signal processing (DSP) system involves several adders.

An efficient adder design basically improves the performance of a complex DSP system. ADDERS are a key building block in arithmetic and logic units (ALUs) and therefore increasing their speed and reducing their power/energy utilization powerfully have an impact on the speed and power utilization of processors. There are many works on the topic of optimizing the speed and an influence of these units that square measure reportable in. Obviously, it's extraordinarily desirable to realize higher speeds at low-power/energy consumptions that are a challenge for the designers of general purpose processors.

One of the effective techniques to lower the facility consumption of digital circuits is to reduce the provision voltage because of quadratic dependence of the switch energy on the voltage. Moreover, the sub threshold current, that is the main leak part in OFF devices, has an exponential dependence on the supply voltage level through the drain-induced barrier lowering impact. Depending on the amount of the supply voltage reduction, the operation of ON devices might reside among the super threshold, near-threshold, or sub threshold regions. operational inside the super threshold region provides U.S. with lower delay and higher switching and leak powers compared with the near/sub threshold regions. Among the sub threshold region, the gate delay and leak power exhibit exponential dependences on the availability and threshold voltages. Moreover, these voltages are (potentially) subject to methodology and environmental variations among the nano-scale technologies. The variations increase uncertainties among the aforesaid performance parameters. Additionally, the small sub threshold current causes a large delay for the circuit's operative within the sub threshold region.

Recently, the near-threshold region has been considered as a part that provides a further desirable trade-off purpose between delay and power dissipation compared with that of the sub threshold one, as a results of it ends up in lower delay compared with the sub-threshold region and significantly lowers switching and leak powers compared with the super threshold region. Additionally, near-threshold operation, that uses provide voltage, levels close to the threshold voltage of transistors, suffers significantly

less from the method and environmental variations compared with the sub threshold region. In this paper, given the enticing choices of the CSKA structure, we've targeted on reducing its delay by modifying its realization supported the static CMOS logic. The concentration on the static CMOS originates from the need to possess a dependably operative circuit beneath a good vary of offer voltages in extremely scaled technologies. The projected modification can increase the speed significantly whereas maintaining the low space and power consumption options of the CSKA. in addition, associate adjustment of the structure, stand on the variable latency technique that in turn lowers the ability consumption while not significantly impacting the CSKA speed, is additionally given.

Low-power, area-efficient, and superior VLSI systems square measure extra and additional utilized in transportable and mobile devices, multi customary wireless receivers, and medical specialty instrumentation [1]. associate adder is that the most part of an arithmetic unit. A posh digital signal process (DSP) system involves several adders. A cost-effective adder design primarily improves the performance of a complex DSP system.

ADDERS are a key building block in arithmetic and logic units (ALUs) and thus increasing their speed and reducing their power/energy utilization strongly affect the speed and power utilization of processors. There square measure several works on the topic of optimizing the speed and Power of those units that square measure reportable in. Obviously, it's extremely desirable to achieve higher speeds at low-power/energy consumptions, which are a challenge for the designers of general purpose processors.

## II. LITERATURE SURVEY

Milad Bahadori et. al. [1] "High-Speed and Energy-Efficient Carry Skip Adder in operation underneath a wide range of Supply Voltage Levels", carry skip adder (CSKA) structure that consist of a higher speed yet lower energy consumption compared with the predictable one. The speed development is accomplished by applying concatenation and incrimination schemes to improve the efficiency of the conventional carry skip adder (Conv-CSKA) arrangement. Furthermore, instead of utilizing multiplexer logic, the proposed structure creates for AND-OR-Invert (AOI) and OR-AND-Invert (OAI) compound gates for the skip logic.

The structure may be realised by means of mutually fixed period size and variable stage size designs, whereby the latter more improves the speed and energy parameters of the adder. Finally, a hybrid variable latency extension of the proposed structure, that lowers the power consumption while not significantly impacting the speed, is presented. This extension utilizes a modified parallel structure for increasing the slack time, and hence, enabling additional voltage reduction. The proposed structures are assessed by comparison their speed, power, and energy parameters with those of other adders using a 45-nm static CMOS

technology for a wide range of provide voltages in this paper, a static CMOS CSKA structure known as CI-CSKA was proposed, that exhibits a higher speed and lower energy consumption compared with those of the conventional one. The speed enhancement was achieved by modifying the structure through the concatenation and incrimination techniques. Additionally, AOI and OAI compound gates were exploited for the carry skip logics. The efficiency of the proposed structure for both FSS and VSS was studied by comparing its power and delay with those of the Conv-CSKA, RCA, CIA, SQRT-CSLA, and KSA structures. The results revealed considerably lower PDP for the VSS implementation of the CI-CSKA structure over a wide range of voltage from super-threshold to near threshold.

I. Koren et. al. [2] in pc Arithmetic Algorithms Reversible logic is a strict demand for quantum computing, however, overcoming the power challenge of the normal digital integrated circuits potentially advantages from the associated energy recovery enabled by the reversible computation principles. standard Complementary Metal oxide Semiconductor (CMOS) technology doesn't recover signal energy, that ends up in considerable energy waste and heat dissipation, limiting the possible device densities and operating frequencies, and thereby, conjointly the available computing power. While the technology scales down, expected to follow the predictions of the International Roadmap for Semiconductors (ITRS), the loss of signal energy and limiting the related heat become all the additional vital factors for circuit design.

Adiabatically charged logic recovers part of the signal energy, and if the circuits are slowed down, asymptotically nearly all of the energy can be recovered. The cost of asymptotically adiabatic logic is usually high in circuit area, complexity, or timing. Either reversible logic gates or timing-based logical reversibility is needed.

Pc arithmetic is a field wherever the energy-efficiency of the implementations restricts the offered performance, measured for example as operations per Watt. in addition to the necessities of high-performance computing, the battery lifetime of portable and embedded systems has become one of the foremost vital technology drivers modified SQRT CSLA give better outcomes than the Regular Linear CSLA and Regular SQRT CSLA respectively.

R. Zlatanovici et. al. [3] "Energy-delay optimisation of 64-bit carry-look ahead adders with a 240 ps 90 nm CMOS design example" fast and energy-efficient single-cycle 64-bit addition is crucial for today's high-performance microprocessor execution cores. Wide adders are a section of the highest power-density processor blocks, creating thermal hotspots and sharp temperature gradients. The presence of multiple ALUs in trendy superscalar processors and of multiple execution cores on an equivalent chip further aggravates the problem, impacting circuit reliableness and increasing cooling costs.

At an equivalent time, wide adders are also crucial for performance, and seem inside the ALUs, AGUs and FPUs of microprocessor information paths. Ideally, an information path adder would achieve the highest performance using the least amount of power and have a small layout footprint in order to minimize interconnect delays in the core.

These contradictory requirements pose a challenging drawback in choosing the optimum adder architecture and circuit implementation. Designers have several degrees of freedom to optimize the adder for performance and power. fast adders are normally implemented as carry-look ahead. Within the carry-look ahead family there's a wide array of choices that include: tree topologies, full or sparse implementation of the trees, standard or Ling's carry-look ahead equations, and the circuit design style. Though there are several publications written about adder design, elementary understanding of the impact of the various design decisions on the performance and power of a specific design remains incomplete.

Traditionally, Kogge–Stone parallel prefix trees, characterised by their minimum logic depth, regular structure, and uniform fan-out are used once terribly high performance is required. Their main disadvantage is the large number of gates and wires, those results in high power consumption. AN implementation of a 64-bit adder using a Kogge–Stone tree has been reported in. the number of nodes and connections in the tree can be reduced by commerce it off for increased logic depth, like the sparse Han-Carlson tree. Many sparse tree implementations are reported in recent years, with sparseness of 2, four or variable.

V. G. Oklobdzija et. al. [4] “Comparison of high-performance VLSI adders in the energy-delay space”, in the terribly large scale integration (VLSI) design method, selection of the initial topology expected to yield a desired performance in the assigned power budget is the most significant step taken. However, the exact performance and power will be best-known only after a time consuming style and simulation process is completed.

Therefore, the validity of the initial choice won't be known until late in the style process. Going back and forth between several decisions is commonly prohibited by design schedule, making it not possible to correct mistakes committed at the beginning. thus an uncertainty always remains as to whether or not a higher performance or lower power could have been achieved using a different topology. This problem is aggravated by an absence of proper delay and power estimation techniques that are guiding development of pc arithmetic algorithms. the majority of algorithms used nowadays are based on outdated methods of counting the number of logic gates on the critical path, manufacturing inaccurate and misleading results. The importance of transistor sizing, load effects and power are not taken into account by most.

B. Ramkumar et. al. [5] “Low-power and area-efficient carry select adder” design of area- and power-efficient high-speed information path logic systems are one of the most substantial areas of research in VLSI system design. In digital adders, the speed of addition is restricted by the time needed to propagate a carry through the adder. The sum for each bit position in an elementary adder is generated sequentially only when the previous bit position has been summed and a carry propagated into the next position.

The CSLA is used in many computational systems to alleviate the problem of carry propagation delay by independently generating multiple carries and then choose a carry to come up with the sum. The carry-select adder (CSLA) provides a compromise between small area however longer delay ripple carry adder (RCA) and larger area with shorter delay carry look-ahead adder. CSLA uses multiple pairs of ripple carry adder (RCA) to come up with partial sum and carry by considering carry input  $C_{in}=0$  and  $C_{in}=1$ , then the final sum and carry are selected by multiplexers. The modified CSLA using BEC has reduced area and power consumption with slight increase in delay. the basic idea of the proposed architecture is that which replaces the BEC by D latch with enable signal.

### III.METHOD

#### A. Half adder


To understand what's a half adder you need to understand what an adder 1st. Adder circuit is a combination logic circuit that's used for adding 2 numbers. A typical adder circuit produces a sum bit (denoted by S) and a carry bit (denoted by C) as the output. Generally adders are accomplished for adding binary numbers however they can be additionally accomplished for adding other formats like BCD (binary coded decimal, XS-3 etc. Besides addition, adder circuits can be used for lots of other applications in digital electronics like address decoding, table index calculation etc.

Half adder is a combinational arithmetic circuit that adds 2 numbers and produces a sum bit (S) and carry bit (C) as the output. If A and B are the input bits, then sum bit (S) is that the X-OR of A and B and also the carry bit (C) will be the AND of A and B. From this it's clear that a half adder circuit can be simply constructed using one X-OR gate and one AND gate.


Half adder is the simplest adder circuit, but it's a significant disadvantage. The half adder can add only 2 input bits (A and B) and has nothing to try and do with the carry if there's any in the input. thus if the input to a half adder have a carry, then it'll be neglected it and adds only the A and B bits, which means the binary addition process isn't complete and that's why it's referred to as a half adder. The truth table, schematic representation and XOR/AND realisation of a half adder are shown in the figure below.

Inputs		Outputs	
A	B	S	C
0	0	0	0
1	0	1	0
0	1	1	0
1	1	0	1

Truth table




Schematic




Realization

NAND gates or NOR gates can be used for realizing the half adder in universal logic and the relevant circuit diagrams are shown in the figure below.



Half adder using NAND logic



Half adder using NOR logic

B. Full Adder.

This type of adder is a little harder to implement than a half-adder. The main distinction between a half-adder and a full-adder is that the full-adder has 3 inputs and 2 outputs. The first 2 inputs are A and B and therefore the third input is an input carry designated as CIN. Once full adder logic

is designed we'll be able to string eight of them together to form a byte-wide adder and cascade the carry bit from one adder to subsequent. The output carry is designated as COUT and therefore the traditional output is designated as S. The truth-table is given below.

INPUTS		OUTPUTS		
A	B	CIN	COUT	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

From the above truth-table, the full adder logic can be enforced. We can see that the output S is an EXOR between the input A and also the half-adder sum output with B and CIN inputs. We tend to must additionally note that the COUT will only be true if any of the 2 inputs out of the 3 are HIGH.

Thus, we can implement a full adder circuit with the help of 2 half adder circuits.

The primary will half adder will be used to add A and B to provide a partial sum. The second half adder logic is often wont to add CIN to the sum produced by the primary half adder to induce the final S output.

If any of the half adder logic produces a carry, there will be an output carry. Thus, COUT will be an OR function of the half-adder Carry outputs.




Figure. Full Adder Circuit

C. Ripple carry adder

A ripple carry adder is a digital circuit that produces the arithmetic sum of 2 binary numbers. It can be constructed with full adders connected in cascaded, with the carry output from each full adder connected to the carry input of succeeding full adder in the chain. Figure 3 shows the interconnection of 4 full adder (FA) circuits to provide a

4-bit ripple carry adder. Notice from Figure 3 that the input is from the correct side because the primary cell traditionally represents the least significant bit (LSB). Bits a<sub>0</sub> and b<sub>0</sub> in the figure represent the least significant bits of the numbers to be added. The total output is represented by the bits s<sub>0</sub>-s<sub>3</sub>.




Figure: 4-bit full adder.

D. Carry lookahead adder (CLA)

The carry look ahead adder (CLA) solves the carry delay drawback by calculating the carry signals before, based on the input signals. It's based on the actual fact that a carry signal will be generated in 2 cases: (1) once both bits a<sub>i</sub> and b<sub>i</sub> are one, or (2) when one amongst the 2 bits is one and therefore the carry-in is 1. Thus, one can write,

$$c_{i+1} = a_i \cdot b_i + (a_i \oplus b_i) \cdot c_i$$

$$s_i = (a_i \oplus b_i) \oplus c_i$$

The above two equations can be written in terms of two new signals p<sub>i</sub> and g<sub>i</sub>, which are shown in Figure 4:




Figure: Full adder at stage i with p<sub>i</sub> and g<sub>i</sub> shown.

#### IV. CONCLUSION

This paper has reviewed the mainly latest research trends and proposed carry skip adder (CSKA). In this paper presented analyzed the speed enhancement is achieved by applying concatenation and incrimination schemes to improve the efficiency of the conventional CSKA (Conv-CSKA) structure. In this paper many different methods are studied for carry skip adder. In this paper proposed as a review to improve the efficiency power carry skip adder.

#### REFERENCES

- [1] Milad Bahadori, Mehdi Kamal, Ali Afzali-Kusha & Massoud Pedram "High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels ", IEEE transactions on very large scale integration (vlsi) systems, 2015.
- [2] I. Koren, Computer Arithmetic Algorithms, 2nd ed. Natick, MA, USA: A K Peters, Ltd., 2002.
- [3] R. Zlatanovici, S. Kao, and B. Nikolic, "Energy-delay optimization of 64-bit carry-lookahead adders with a 240 ps 90 nm CMOS design example," IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 569–583, Feb. 2009.
- [4] S. K. Mathew, M. A. Anders, B. Bloechel, T. Nguyen, R. K. Krishnamurthy, and S. Borkar, "A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 44–51, Jan. 2005.
- [5] V. G. Oklobdzija, B. R. Zeydel, H. Q. Dao, S. Mathew, and R. Krishnamurthy, "Comparison of high-performance VLSI adders in the energy-delay space," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 754–758, Jun. 2005.
- [6] B. Ramkumar and H. M. Kittur, "Low-power and area-efficient carry select adder," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 2, pp. 371–375, Feb. 2012.
- [7] M. Vratonjic, B. R. Zeydel, and V. G. Oklobdzija, "Low- and ultra low-power arithmetic units: Design and comparison," in Proc. IEEE Int. Conf. Comput. Design, VLSI Comput. Process. (ICCD), Oct. 2005, pp. 249–252.
- [8] C. Nagendra, M. J. Irwin, and R. M. Owens, "Area-time-power tradeoffs in parallel adders," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 43, no. 10, pp. 689–702, Oct. 1996.
- [9] Y. He and C.-H. Chang, "A power-delay efficient hybrid carrylookahead/ carry-select based redundant binary to two's complement converter," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 1, pp. 336–346, Feb. 2008.
- [10] C.-H. Chang, J. Gu, and M. Zhang, "A review of 0.18  $\mu\text{m}$  full adder performances for tree structured arithmetic circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 686–695, Jun. 2005.
- [11] D. Markovic, C. C. Wang, L. P. Alarcon, T.-T. Liu, and J. M. Rabaey, "Ultralow-power design in near-threshold region," Proc. IEEE, vol. 98, no. 2, pp. 237–252, Feb. 2010.
- [12] R. G. Dreslinski, M. Wiecekowski, D. Blaauw, D. Sylvester, and T. Mudge, "Near-threshold computing: Reclaiming Moore's law through energy efficient integrated circuits," Proc. IEEE, vol. 98, no. 2, pp. 253–266, Feb. 2010.
- [13] S. Jain et al., "A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), Feb. 2012, pp. 66–68..